

## References

- [Abidi] A.A. Abidi and R.G. Meyer, "First zero crossing analysis," *IEEE J. Solid-State Circuits*, vol. 48, no. 6, pp. 794-802, Dec. 1983.
- [Amirkhani-1] A. Amirkhani, V. Stojanović and M.A. Horowitz, "Multi-tone signaling for high-speed backplane electrical links," in *Proc. GLOBECOM*, Dec. 2004, pp. 1111-1117.
- [Amirkhani-2] A. Amirkhani, A. Abbasfar, J. Savoj, M. Jeeradit, B. Garlepp, V. Stojanović, and M. Horowitz, "A 24Gb/s Software Programmable Multi-Channel Transmitter," in *Symp. VLSI Circuits Dig. Tech. Papers*, Jun. 2007, pp. 38-39.
- [Arabi] T.R. Arabi, A.T. Murphy, T.K. Sarkar, R.F. Harrington, A.R. Djordjević, "On the Modeling of Conductor and Substrate Losses in Multiconductor, Multidielectric Transmission Line Systems." *IEEE Transactions on Microwave Theory and Techniques*, vol. 39, no. 7, pp. 1090-1097, Jul. 1991.
- [Balan] V. Balan, J. Caroselli, J.-G. Chern, C. Chow et al., "A 4.8-6.4Gbps serial link for backplane applications using decision feedback equalization", *IEEE J. Solid-State Circuits*, vol. 40, no. 9, pp. 1957-1967, Sep. 2005.
- [vdBeek] R.C.H. van de Beek, C.S. Vaucher, D.M.W. Leenaerts, E.A.M. Klumperink, and B. Nauta, "A 2.5–10-GHz Clock Multiplier Unit With 0.22-ps RMS Jitter in Standard 0.18- $\mu$ m CMOS," *IEEE J. Solid-State Circuits*, vol. 39, no. 1, pp. 1862-1872, Nov. 2004.
- [Bingham] J.A.C. Bingham, "Multicarrier modulation for data transmission: an idea whose time has come," *IEEE Commun. Mag.*, vol. 28, pp. 5–14, May 1990.
- [Bode] H.W. Bode, "Relations between attenuation and phase in feedback amplifier design", *Bell System Tech. J.*, vol. 19, pp. 421-454, July 1940.
- [Brianti] G. Brianti, "Distortion of fast pulses in coaxial cables: numerical analysis and applications," *CERN 65-10*, 1965. (Available at <http://cdsweb.cern.ch/>)
- [Chipman] R.A. Chipman, *Transmission Lines*. New York: McGraw-Hill, 1968.
- [Choi] J.-S. Choi, M.-S. Hwang and D.-K. Jeong, "A 0.18- $\mu$ mCMOS 3.5-Gb/s continuous-time adaptive cable equalizer using enhanced low-frequency gain control method," *IEEE J. Solid -State Circuits*, vol. 39, no. 3, pp. 419–425, Mar. 2004.

- [Couch] L.W. Couch, *Digital and analog communication systems*, Prentice-Hall, 2001.
- [Curtins] H. Curtins, A.V. Shah, “Pulse Behavior of Transmission Lines with Dielectric Losses,” *IEEE Transactions on Circuits And Systems*, vol. Cas-32, no. 8, Aug. 1985.
- [Dally-1] W.J. Dally and J. Poulton, “Transmitter equalization for 4 Gb/s signaling,” *IEEE Micro*, vol. 17, no. 1, pp. 48-56, Jan.-Feb. 1997.
- [Dally-2] W.J. Dally, M.-J.E. Lee, F.-T. An, J. Poulton and S. Tell, “High-performance electrical signaling,” in *Proc. Fifth International Conference on Massively Parallel Processing*, Jun. 1998, pp. 11-16.
- [Dally-3] W.J. Dally and J.W. Poulton, *Digital Systems Engineering*: Cambridge University Press, 1998.
- [Djordjević] A.R. Djordjević, R.M. Biljic, V.D. Likar-Smiljanic, T.K. Sarkar, “Wideband Frequency-Domain Characterization of FR-4 and Time-Domain Causality,” *IEEE Transactions on Electromagnetic Compatibility*, vol. 43, no. 4, pp. 662-667, Nov. 2001.
- [Eken] Y.A. Eken and J.P. Uyemura, “A 5.9-GHz Voltage-Controlled Ring Oscillator in 0.18- $\mu\text{m}$  CMOS,” *IEEE J. Solid -State Circuits*, vol. 39, no. 1, pp. 230-233, Jan. 2004.
- [vEtten] W.C. van Etten, private communication.
- [Farjad-Rad] R. Farjad-Rad, C.K. Yang, M. Horowitz, and T. Lee, “A 0.3- $\mu\text{m}$  CMOS 8 Gb/s 4-PAM serial link transceiver,” *IEEE J. Solid-State Circuits*, vol. 35, no. 5, pp. 757–764, May 2000.
- [Gai] W. Gai, Y. Hidaka, Y. Koyanagi, J.H. Jiang, H. Osone, and T. Horie, “A 4-channel 3.125 Gb/s/ch CMOS transceiver with 30 dB equalization,” in *Symp. VLSI Circuits Dig. Tech. Papers*, Jun. 2004, pp. 138–141.
- [Gardiol] F.E. Gardiol, *Lossy Transmission Lines*. Norwood, MA: Artech House, 1987.
- [Grivet] P. Grivet and P.W. Hawkes, *The Physics of Transmission Lines at High and Very High Frequencies*. New York: Academic Press, 1970.
- [Guillemin] E.A. Guillemin, *Theory of Linear Physical Systems*. New York: Wiley, 1963.

- [Hall] S. Hall, T. Liang, H. Heck, and D. Shykind, “Modeling requirements for transmission lines in multi-gigabit systems,” *IEEE 13th Topical Meeting on Electrical Performance of Electronic Packaging*, pp. 67-70, 2004.
- [Johnson] H. Johnson and M. Graham, *High-Speed Digital Design: A Handbook of Black Magic*, Prentice Hall, 1993.
- [Jonscher] A.K. Jonscher, “Dielectric relaxation in solids,” *J. Phys. D: Appl. Phys.* 32, pp. R57-R70, 1999.
- [Kennedy] J. Kennedy and R. Eberhart, “Particle swarm optimization,” in *Proc. IEEE Int. Conf. on Neural Networks*, vol. IV, 1995, pp. 1942–1948.
- [Kerst] D.W. Kerst and J.C. Sprott, “Electrical circuit modeling of conductors with skin effect,” *J. Appl. Phys.* 60 (2), 1986.
- [Krishna] K. Krishna, D.A. Yokoyama-Martin, A. Caffee, C. Jones, M. Loikkanen, J. Parker et al., “A multigigabit backplane transceiver core in 0.13- $\mu\text{m}$  CMOS with a power-efficient equalizer architecture”, *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2568-2666, Dec. 2005.
- [Kudoh] Y. Kudoh, M. Fukaishi, and M. Mizuno, “A 0.13- $\mu\text{m}$  CMOS 5-Gb/s 10-m 28 AWG cable transceiver with no-feedback-loop continuous-time post-equalizer,” *IEEE J. Solid-State Circuits*, vol. 38, no. 5, pp. 741–746, May 2003.
- [Lee] M.-J.E. Lee, W.J. Dally, and P. Chiang, “Low-power area-efficient high-speed I/O circuit techniques,” *IEEE J. Solid-State Circuits*, vol. 35, pp. 1591-1599, Nov. 2000.
- [Llopard] X. Llopard and M. Campbell, “First test measurements of a 64k pixel readout chip working in single photon counting mode,” *Nuclear Instruments and Methods in Physics Research A*, 509, pp. 157-163, 2003.
- [Lucky] R.W. Lucky, J. Salz and E.J. Weldon Jr., *Principles of Data Communication*, McGraw-Hill, 1968.
- [Maillard] X. Maillard, *Novel circuits and principles for inter-chip communication*, PhD. thesis, Vrije Universiteit Brussel, 2005.
- [McNeill] J. McNeill, “Jitter in ring oscillators,” *IEEE J. Solid-State Circuits*, vol. 32, no. 6, pp. 870–879, June 1997.
- [Nam] J.-J. Nam and H.-J. Park, “An all-digital CMOS duty cycle correction circuit with a duty-cycle correction range of 15-to-85% for multi-phase applications”, *IEICE Trans. Electron.*, vol. E88-C, no. 4, pp. 773-777, April 2005.

- [Nielsen] K. Nielsen, “A review and comparison of PWM methods for analog and digital input switching power amplifiers,” in *102<sup>nd</sup> Convention of the AES*, Mar. 1997.
- [Odlyzko] A. Odlyzko, “Internet growth: Myth and reality, use and abuse,” *J. Computer Resource Management*, vol. 102, pp. 23-27, 2001.
- [Payne] R. Payne, P. Landman, B. Bhakta, S. Ramaswamy, S. Wu, J.D. Powers et al., “A 6.25-Gb/s binary transceiver in 0.13- $\mu$ m CMOS for serial data transmission across high loss legacy backplane channels”, *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2646-2656, Dec. 2005.
- [vdPlaats] J. van der Plaats, *The coaxial cable in the time and frequency domain*, private communication.
- [Proakis] J.G. Proakis, *Digital Communications*, 3rd ed. New York: McGraw-Hill, 1995.
- [Ramo] S. Ramo, J.R. Whinnery, T. van Duzer, *Fields and Waves in Communication Electronics*. New York: Prentice Hall, 1993.
- [Razavi] B. Razavi, *Design of analog CMOS integrated circuits*, McGraw-Hill, 2001.
- [Ren] J. Ren, H. Lee, Q. Lin, B. Leibowitz, E-H. Chen, D. Oh, F. Lambrecht, V. Stojanović, C.-K. Ken Yang, J. Zerbe, “Precursor ISI Reduction in High-Speed I/O,” in *Symp. VLSI Circuits Dig. Tech. Papers*, Jun. 2007, pp. 134–135.
- [Schelkunoff] S.A. Schelkunoff, “The electromagnetic theory of coaxial transmission lines and cylindrical shields,” *Bell Syst. Tech. J.*, vol. 13, pp. 532-579, Oct. 1934.
- [Schinkel-1] D. Schinkel, E. Mensink, E.A.M. Klumperink, A.J.M. van Tuijl and B. Nauta, “A 3Gb/s/ch Transceiver for RC-limited On-Chip Interconnects,” in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2005, pp. 386-387.
- [Schinkel-2] D. Schinkel, E. Mensink, E.A.M. Klumperink, A.J.M. van Tuijl, and B. Nauta, “A 3-Gb/s/ch Transceiver for 10-mm Uninterrupted RC-Limited Global On-Chip Interconnects,” *IEEE J. Solid-State Circuits*, vol. 41, no.1, pp. 297–306, Jan. 2006.
- [Stojanović] V. Stojanović, A. Ho, B. Garlepp, F. Chen et al., “Adaptive equalization and data recovery in a dual mode (2PAM/4) serial link transceiver,” in *Symp. VLSI Circuits Dig. Tech. Papers*, Jun. 2004, pp. 348-351.
- [Stonick] J.T. Stonick, G.-Y. Wei, J.L. Sonntag, and D.K. Weinlader, “An adaptive PAM-4 5-Gb/s backplane transceiver in 0.25  $\mu$ m CMOS,” *IEEE J. Solid-State Circuits*, vol. 38, no. 3, pp. 436–443, Mar. 2003.

- [Svensson] C. Svensson and G.E. Dermer, Time Domain Modeling of Lossy Interconnects, *IEEE Transactions on Advanced Packaging*, Vol. 24, No. 2, May 2001
- [Weinstein] S.B. Weinstein and P.M. Ebert, “Data Transmission by Frequency-Division Multiplexing Using the Discrete Fourier Transform,” *IEEE Trans. Communication Technology*, vol. COM-19, no.5, pp.628-634, Oct. 1971.
- [Weldon] J.A. Weldon et al., “A 1.75-GHz highly integrated narrow-band CMOS transmitter with harmonic-rejection mixers,” *IEEE J. Solid-State Circuits*, vol. 36, pp. 2003–2015, Dec. 2001.
- [Westergaard] P. Westergaard, T.O. Dickson, and S.P. Voinigescu, “A 1.5V 20/30 Gb/s CMOS backplane driver with digital pre-emphasis,” in *Proc. IEEE Custom Integrated Circuits Conf. (CICC)*, Oct. 2004, pp. 23–26.
- [Zerbe] J.L. Zerbe, C.W. Werner, V. Stojanović, F. Chen et al., “Equalization and clock recovery for a 2.5–10-Gb/s 2-PAM/4-PAM backplane transceiver cell,” *IEEE J. Solid-State Circuits*, vol. 38, no. 12, pp. 2121-2130, Sep. 2003.
- [Zogakis] T.N. Zogakis and J.M. Cioffi, “The effect of timing jitter on the performance of a discrete multitone system,” *IEEE Trans. Commun.*, vol. 44, pp. 799–808, July 1996.

